

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	D. FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/815,484	03/31/2004	Brant L. Candelore	80398P560	8521
8791	7590 11/13/2006		EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD			GERGISO, TECHANE	
SEVENTE			ART UNIT	PAPER NUMBER
LOS ANG	ELES, CA 90025-1030		2137	, <u> </u>
			DATE MAILED: 11/13/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		10/815,484	CANDELORE ET AL.		
		Examiner	Art Unit		
		Techane J. Gergiso 7-6	2137		
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
1)⊠	Responsive to communication(s) filed on 28 Au	<u>ıgust 2006</u> .			
2a)⊠	This action is FINAL. 2b)☐ This	action is non-final.			
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispositi	Disposition of Claims				
4)⊠ Claim(s) <u>1-20,22 and 23</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-20; and 22-23</u> is/are rejected.					
·	Claim(s) is/are objected to.				
8) Claim(s) are subject to restriction and/or election requirement.					
Application Papers					
9) ☐ The specification is objected to by the Examiner.					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:					
1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage					
application from the International Bureau (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list of the certified copies not received.					
Attachmen					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date.					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date  5) Notice of Informal Patent Application  6) Other:					

1. This is a Final Office Action in response to the applicant's amendment filed on August

28, 2006.

2. The applicant canceled claim 21 and amended claims 1 and 20.

3. Claims 1-20 and 22-23 are pending.

4. The amended specification and drawings were received on August 28, 2006. These spec

and drawings are accepted.

Claim Rejections - 35 USC § 112

5. Claim 1 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the

written description requirement. The claim(s) contains subject matter which was not described

in the specification in such a way as to reasonably convey to one skilled in the relevant art that

the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claim 1: line 7 recite, "wherein a connection between the core logic and first CA logic

block is disabled when descrambling of the incoming scrambled content is to be conducted

according to the second CA function." The instant application discloses the following for

disabling CA logic and it is different from the specific limitation. "[0074] For instance, as

shown in FIG. 6, logic blocks 655.sub.1 and 655.sub.2 are used and in communication with core

logic 700.... However, logic block 655.sub.3 will not be used by the cryptographic block 565.

Therefore, logic block 655.sub.3 is disabled using lasers to cut traces as shown, although

destruction of gate connections, power and ground connections or the like may be performed for

disablement purposes. A CableCARD implemented in this way might allow a service provider to switch from one CA provider to another CA provider with logic blocks supported by that same CableCARD."

## Response to Amendment

6. Applicant's arguments filed on August 28, 2006 have been fully considered but they are not persuasive.

The applicant argues that neither Arsani nor Kisliakov, alone or in combination, describe or suggest disabling a connection between the first CA logic block and the core logic when descrambling of the incoming scrambled content is to be conducted according to the second CA function. The examiner disagrees with the applicant's argument. Kisliakov teaches a card configuration features and options that by default renders the card to a disabled configuration state unless the required commands of the card are configured and executed to enable and function the card as desired (0321; 0357).

The applicant also alleges that the prior arts in record do not teach that the programmable gates of the programmable logic device are one-time programmable and battery-backed so that disruption of power will cause the programmable logic device to become inoperative. The examiner disagrees with the applicant because Kocher teaches battery-backed RAM non-volatile memory in (column 25: lines 60-67; column 27: lines 1-10).

"The memory technology used for nonvolatile protected memory does not need to be conventional EEPROM. For example, PROM, flash memory, battery-backed RAM,

FeRAM, etc. all provide nonvolatile storage. Embodiments can even use hard drives or other media-based storage systems, although such approaches are generally infeasible due to their high cost and the difficulty of adding sufficient physical security. (Variants where a hard drive, or a portion of the hard drive, is protected can be useful in environments where the data itself must be stored and protected in the CRU.) Volatile protected memory can also be implemented using a variety of techniques, including registers implemented using standard logic, SRAM, DRAM, etc."

The amendments of the claims and the arguments provided by the applicant do not place the claims in condition for allowance and they are unpatentable over prior arts in recode used for the rejection. Therefore, independent claims 1, 11 and 20 and dependent claims 2-10, 12-19 and 22-23 depending directly or indirectly from their corresponding independent claims are not in condition for allowance over prior art of record.

#### Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 1, 2, and 11-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ansari et al. (US Pub No.: 2004/0221302) in view of Kisliakov et al. (US Pat. No.: 6,289,455).

As per claim 1:

Ansari et al. disclose an apparatus adapted to a digital device, comprising: core logic;

a first conditional access (CA) logic block connected to the core logic, the first CA logic

block using a first CA function associated with a first CA provider (Page 2: 0018,

0021, 0023; Figure 1: 50, 52, 54, 62); and

a second CA logic block connected to the core logic, the second CA logic block using a

second CA function associated with a second CA provider (Page 2: 0018, 0021,

0023; Figure 1: 50, 52, 54, 62),

wherein a connection between the core logic and the first CA logic block is disabled

when descrambling of the incoming scrambled content is to be conducted

according to the second CA function (Page 2: 0018, 0021, 0023; Figure 1: 50, 52,

54, 62).

Ansari et al. do not explicitly teach a core logic. Kisliakov, in an analogous art, however

teach core logic (Figure 10: 1044). Therefore, it would have been obvious to a person having

ordinary skill in the art at the time the invention was made to modify the method disclosed by

Ansari et al. to include a core logic. This modification would have been obvious because a

person having ordinary skill in the art would have been motivated by the desire to allows easy

implementation of access control for a smart card systems in relation to certain applications

executing on the system suggested by Kisliakov in (Page 2: 0011).

As per claim 2:

Figure 1: 50, 52, 54, 62).

# As per claim 11:

Ansari et al. disclose an apparatus adapted to a digital device, comprising:

a plurality of conditional access logic blocks coupled to the core logic and including a first conditional access logic block and a second conditional access logic block, the first conditional access logic block using a first conditional access (CA) function associated with a first CA provider and the second conditional access logic block using a second CA function associated with a second CA provider (Page 2: 0018, 0021, 0023; Figure 1: 50, 52, 54, 62);

wherein enabling only the first conditional access logic block of the plurality of conditional access logic blocks when the incoming scrambled content is scrambled according to the first CA function (Page 2: 0018, 0021, 0023; Figure 1: 50, 52, 54, 62).

Ansari et al. do not explicitly teach core logic. Kisliakov, in an analogous art, however teach core logic (Figure 10: 1044). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the method disclosed by Ansari et al. to include core logic. This modification would have been obvious because a person having ordinary skill in the art would have been motivated by the desire to allows easy

implementation of access control for a smart card systems in relation to certain applications executing on the system suggested by Kisliakov in (Page 2: 0011).

#### As per claim 12:

Ansari et al. disclose an apparatus, wherein the core logic further comprises a descrambler shared by the plurality of conditional access logic blocks to descramble the incoming data (Page 2: 0018, 0021, 0023; Figure 1: 50, 52, 54, 62).

## As per claim 13:

Ansari et al. disclose an apparatus, wherein each of the plurality of conditional access logic blocks further comprises a descrambler to descramble the incoming data (Page 2: 0021).

9. Claims 3-10, 14-19, 20 and 22-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ansari et al. (US Pub No.: 2004/0221302) in view of Kisliakov et al. (US Pat. No.: 6,289,455) in further view of Kocher et al. (US Pat. No.: 6, 289, 455).

#### As per claim 3:

Kisliakov teaches an apparatus, wherein the core logic comprising:

a processor core (Figure 10: 1044);

a non-volatile memory accessible by the processor core, the non-volatile memory to contain information in a scrambled format, the information being recovered using the key contained in the secure non-volatile memory (Figure 10: 1045, 1046).

Ansari et al. and Kisliakov do not explicitly teach a secure non-volatile memory accessible by the processor core, the secure non-volatile memory to contain a key. Kocher et al., in an analogous art, however a secure non-volatile memory accessible by the processor core, the secure non-volatile memory to contain a key (Figure 2: 265). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the method disclosed by Ansari et al. to include a secure non-volatile memory accessible by the processor core, the secure non-volatile memory to contain a key. This modification would have been obvious because a person having ordinary skill in the art would have been motivated by the desire to improve the security of systems used to distribute and protect digital content as suggested by Kocher et al. in (Column 5: lines 55-60).

#### As per claim 4:

Ansari et al. disclose an apparatus, wherein the core logic further comprises a descrambler shared by the first CA logic block and the second CA logic block to descramble the incoming data (Page 2: 0021).

# As per claim 5:

Kocher et al. disclose an apparatus, wherein each of the first CA logic block and the second CA logic block further comprises a descrambler to descramble the incoming data (Figure 2: 260).

As per claim 6:

Kocher et al. disclose an apparatus, wherein the core logic further comprises a metal shield surrounding the processor core, the secure non-volatile memory and the non-volatile memory, the shield being made of a conductive material over which power is supplied to the secure non-volatile memory (Kocher et al. suggests making expensive for physically invasive attack (Column 6: lines 50-64).

As per claim 7:

Kisliakov teaches an apparatus, wherein the key is erased from the secure non-volatile memory if a supply of power is disrupted to the secure non-volatile memory due to tampering of the shield (Figure 10: 1053).

As per claim 8:

Ansari et al. disclose an apparatus, wherein the first and second CA logic blocks are onetime programmable logic devices (Figure 1: 50).

As per claim 9:

Kocher et al. disclose an apparatus, wherein the first and second CA logic blocks are field programmable gate arrays (Column 16: lines 1-5).

As per claim 10:

Ansari et al. disclose an apparatus, wherein the first CA function differs from the second CA function (Page 2: 0018, 0021, 0023; Figure 1: 50, 52, 54, 62).

As per claim 14:

Kocher et al. disclose an apparatus, wherein each of the plurality of conditional access logic blocks is a field programmable gate array (Column 16: lines 1-5).

As per claim 15:

Ansari et al. disclose an apparatus, wherein each of the plurality of conditional access logic blocks is a one-time programmable logic device (Figure 1: 50).

As per claim 16:

Kisliakov teaches an apparatus, wherein each of the plurality of conditional access logic blocks is battery-backed so that disruption of power will cause all of the plurality of conditional access logic blocks to become inoperative (Figure 10: 1053).

As per claim 17:

Kocher et al. disclose an apparatus, wherein each of the plurality of conditional access logic blocks is a programmable logic device including programmable gates that are programmed at every power-up (Column 25: lines 59-67).

As per claim 18:

Application/Control Number: 10/815,484

Art Unit: 2137

Kocher et al. disclose an apparatus, wherein the core logic comprises:

a battery-backed, non-volatile memory to contain a descrambling key (Column 25: lines

59-67; Column 26: lines 5-24); and

a descrambler coupled to the battery-backed non-volatile memory, the descrambler using

the descrambling key to program the programmable gates of each of the plurality

Page 11

of conditional access logic blocks (Column 25: lines 59-67; Column 26: lines 5-

24).

As per claim 19:

Kisliakov teaches an apparatus, being a network card connected to a set-top box (Figure

8: 817, 813).

As per claim 20:

Ansari et al. disclose an apparatus adapted for coupling to internal circuitry of a digital

device and for descrambling incoming scrambled content, comprising:

a programmable logic device including a plurality of programmable gates programmed to

operate in accordance with a conditional access (CA) function associated with a

first CA provider to descramble the incoming scrambled content (Page 2: 0018,

0021, 0023; Figure 1: 50, 52, 54, 62).

Ansari et al. do not explicitly teach core logic. Kisliakov, in an analogous art, however

teach core logic (Figure 10: 1044). Therefore, it would have been obvious to a person having

ordinary skill in the art at the time the invention was made to modify the method disclosed by

Ansari et al. to include core logic. This modification would have been obvious because a

person having ordinary skill in the art would have been motivated by the desire to allows easy

implementation of access control for a smart card systems in relation to certain applications

executing on the system suggested by Kisliakov in (Page 2: 0011).

Ansari et al. and Kisliakov do not explicitly teach the programmable gates of the

programmable logic device are one-time programmable and battery-backed so that disruption of

power will cause the programmable logic device to become inoperative. Kocher et al., in an

analogous art, however the programmable gates of the programmable logic device are one-time

programmable and battery-backed so that disruption of power will cause the programmable logic

device to become inoperative (Figure 10: 1053). Therefore, it would have been obvious to a

person having ordinary skill in the art at the time the invention was made to modify the method

disclosed by Ansari et al. to include the programmable gates of the programmable logic device

are one-time programmable and battery-backed so that disruption of power will cause the

programmable logic device to become inoperative. This modification would have been obvious

because a person having ordinary skill in the art would have been motivated by the desire to

improve the security of systems used to distribute and protect digital content as suggested by

Kocher et al. in (Column 5: lines 55-60).

As per claim 22:

Kisliakov teaches an apparatus, wherein the core logic comprising:

a processor core (Figure 10: 1044);

a non-volatile memory accessible by the processor core, the non-volatile memory to

contain information in a scrambled format, the information being recovered using

the key contained in the secure non-volatile memory (Figure 10: 1045, 1046).

Ansari et al. and Kisliakov do not explicitly teach a secure non-volatile memory

accessible by the processor core, the secure non-volatile memory to contain a key. Kocher et al.,

in an analogous art, however a secure non-volatile memory accessible by the processor core, the

secure non-volatile memory to contain a key (Figure 2: 265) and a shield adapted to cover the

processor core, the secure non-volatile memory and the non-volatile memory, the shield being

made of a conductive material over which power is supplied to the secure non-volatile memory

(Column 21: lines 5-20). Therefore, it would have been obvious to a person having ordinary

skill in the art at the time the invention was made to modify the method disclosed by Ansari et

al. to include a secure non-volatile memory accessible by the processor core, the secure non-

volatile memory to contain a key and a shield adapted to cover the processor core, the secure

non-volatile memory and the non-volatile memory, the shield being made of a conductive

material over which power is supplied to the secure non-volatile memory. This modification

would have been obvious because a person having ordinary skill in the art would have been

motivated by the desire to improve the security of systems used to distribute and protect digital

content as suggested by Kocher et al. in (Column 5: lines 55-60).

As per claim 23:

Kocher et al. disclose an apparatus, wherein the programmable gates of the programmable logic device are programmed at every power-up (Column 25: lines 59-67).

# Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

See the notice of reference cited in form PTO-892 for additional prior art

11. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Application/Control Number: 10/815,484

Art Unit: 2137

**Contact Information** 

12. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Techane J. Gergiso whose telephone number is (571) 272-3784

and fax number is (571) 273-3784. The examiner can normally be reached on 9:00am - 6:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Emmanuel Moise can be reached on (571) 272-3865. The fax phone number for the organization

where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

7.6

Techane Gergiso

Page 15

Patent Examiner

Art Unit 2137

November 7, 2006

EMMAÑUEL L. MOISE SUPERVISORY PATENT EXAMINER